

Saket Vora

414 Plateau Ave, Santa Cruz, CA 95060

919.244.9095 | saket.vora@gmail.com

Summary of Qualifications

- System Architect & HW Engineering Manager for high volume, high quality consumer electronics.
- Key engineer responsible for Pearl RearVision, Apple Watch, iPhone 5S, iPod Nano, iPod Shuffle.
- Highly experienced across multiple domains: hardware design & execution, program management, manufacturing operations, industry research, data analytics, and team building.
- Cumulative 5 months of on-the-ground factory build experience across 14 trips to China.

Work Experience

Pearl Automation, Inc., Scotts Valley, CA

System Architect & Product Lead

6/2014- present

- Founding team member (employee #5) in a fast-paced start-up (80+ people with \$50M in funding).
- Helped drive product definition & system architecture across EE, ME, SW, and Product domains for a fully wireless rearview camera with stereovision-powered obstacle alerts and low-latency video.
- While in stealth mode, secured core silicon and support commitment from multiple top tier vendors.
- Spearheaded efforts around data architecture & analytics, including vendor selection.
- Led deep dive into mapping for autonomous vehicles - engaged with leading vendors, analyzed business opportunities of roadway photogrammetry, and performed competitive industry research.
- Policy & industry researcher around NHTSA Guidance, NPRM statements, and FMVSS; including strategy analysis of the AV landscape around Auto OEMs, Tier1's, tech companies, startups, etc.
- Contributor to social media presence & strategy, including Medium posts and podcast interviews.

Apple Inc., Cupertino, CA

Hardware Engineering Manager – Apple Watch

9/2013 – 6/2014

- Managed a team of 8 engineers responsible for product architecture, hardware design, build support, and validation for first-generation Apple Watch.
- Guided growth of EE team by hiring dedicated analog specialists. Directed resource allocation to support two product variants at two different overseas build sites.
- Tackled complex manufacturing & supply chain issues for the innovative, fully integrated S1 chip.
- Successfully brought together EE, RF, Touch, Display, UX, and Security teams to identify critical architecture issue that resulted in a silicon spin to resolve (US Patent: 9299072).
- Helped architect & secure cross-functional buy-in for a brand new debug & development ecosystem that the connector-less, iOS-based Watch required (first of its kind for Apple).

Hardware Systems Integrator – iPhone

10/2012 – 9/2013

- Owned main logic board schematic & design for iPhone 5S, responsible for optimal integration of core SoC, Memory, PMIC, Cameras, Acoustics, Displays/Touch, and Sensors.
- Technical lead on driving multiple ship-block critical issues to resolution.
- Represented hardware team & presented key issues at weekly executive reviews.

Hardware Systems Integrator – iPod

9/2010 – 10/2012

- Technical Lead for 7th-gen iPod Nano. Drove chipset selection & system architecture, owned schematic & board design, led HW/FW integration efforts, managed factory & build validation.
- Schematic and board lead for 4th-gen iPod Shuffle.

Education

Stanford University, Stanford, CA

2007 – 2009

- M.S. in Electrical Engineering

North Carolina State University, Raleigh, NC

2003 – 2007

- B.S. in Electrical Engineering, summa cum laude.
- Park Scholarship: most prestigious, merit-based, 4-year scholarship at NC State.